Ramanujan Bipartite Graph Products for Efficient Block Sparse Neural
  Networks by Vooturi, Dharma Teja et al.
Ramanujan Bipartite Graph Products for Efficient
Block Sparse Neural Networks
Dharma Teja Vooturi, Girish Varma, Kishore Kothapalli
Center for Security Theory and Algorithmic Research
International Institute of Information Technology Hyderabad, India
dharmateja.vooturi@research.iiit.ac.in
Abstract
Sparse neural networks are shown to give accurate predictions competitive to denser
versions, while also minimizing the number of arithmetic operations performed.
However current hardware like GPU’s can only exploit structured sparsity patterns
for better efficiency. Hence the run time of a sparse neural network may not
correspond to the arithmetic operations required.
In this work, we propose RBGP( Ramanujan Bipartite Graph Product) framework
for generating structured multi level block sparse neural networks by using the
theory of Graph products. We also propose to use products of Ramanujan graphs
which gives the best connectivity for a given level of sparsity. This essentially
ensures that the i.) the networks has the structured block sparsity for which runtime
efficient algorithms exists ii.) the model gives high prediction accuracy, due to
the better expressive power derived from the connectivity of the graph iii.) the
graph data structure has a succinct representation that can be stored efficiently in
memory. We use our framework to design a specific connectivity pattern called
RBGP4 which makes efficient use of the memory hierarchy available on GPU.
We benchmark our approach by experimenting on image classification task over
CIFAR dataset using VGG19 and WideResnet-40-4 networks and achieve 5-9x
and 2-5x runtime gains over unstructured and block sparsity patterns respectively,
while achieving the same level of accuracy.
1 Introduction
Sparsity is an essential tool for generating compute and memory efficient neural networks. Despite
this, the predominant choice of deep neural networks in production are dense instead of sparse. This
is mainly because sparse neural networks tend to have poor runtime performance on the widely used
dense AI hardware like GPU/TPU, that are primarily designed for accelerating dense neural networks.
So in order to truly uncover the potential of sparsity in production, it is necessary to generate sparse
neural networks, that are in harmony with the dense AI hardware.
Pruning [16, 11, 10, 9] is one of the widely used approach for generating sparse neural networks.
In element pruning, individual parameters/elements are removed from a pre-trained dense neural
network based on some criterion such as magnitude, and then the resultant sparse network is finetuned
to recover accuracy. Significant number of parameters can be removed by using element pruning with
minimal loss in model accuracy. But the main issue with element pruning is that the generated sparse
neural networks have irregular compute and memory access patterns due to unstructured sparsity
pattern, and thus cannot be efficiently mapped onto dense AI hardware. Structured pruning methods
[18, 26, 12, 22, 23, 36, 4, 33] are proposed to improve the runtime performance of sparse neural
networks. Unlike element pruning, where parameters are removed at an individual level, in structured
pruning, parameters are first divided into structural units like filter, channel, block, multi-block etc and
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Figure 1: Tiled matrix multiplication of RBGP4 sparse matrixWs with a dense matrix I(O =Ws×I)
on GPU. A tile in O (OT ) is mapped to a thread block TB, and each thread in TB is mapped to a
2D strided grid of element blocks in OT , where the number of strides, and the size of the element
block in row dimension are set to |Gr.U | and |Gb.U | respectively. OT is computed in steps, where
in each step, tiles WT and IT are first loaded into shared memory from DRAM, and a thread in TB
loads corresponding elements from shared memory to registers before performing the computation.
then are removed at a unit level based on the strength of the unit. Structured sparse neural networks
have better run-time performance than unstructured sparse neural networks. But this improvement
in run-time performance comes at the cost of accuracy due to the imposed structural constraints
while removing parameters from a trained model. For example, Mao et al. [23] have shown that
for a given amount of pruning, model accuracy decreases and run-time performance increases with
increase in coarsity of structural unit from 0D to 3D in pruning 4D weight tensors in convolutional
neural networks. This trade-off between run-time and accuracy limits the possibility of generating
efficient structured sparse neural networks using structured pruning methods. Structured sparse neural
networks can also be generated using structure aware training (STAT) methods [35, 29, 19, 14, 34, 15],
where structure is part of the training process. Because the structure is coupled with the training
process, STAT methods are better placed than structured pruning methods in generating efficient
structured sparse neural networks.
Runtime of a sparse neural network on a given hardware is dependent on the efficiency with which
SDMM (Multiplication of a Sparse Matrix with a Dense matrix) operation can be implemented. On
a hardware like GPU with memory hierarchy (Registers > Shared memory > L2 cache > DRAM),
SDMM operation will have good runtime efficiency if and only if it maximizes data accesses from
faster memory through data reuse. And for a structured sparse neural network, the amount of reuse
depends on the choice of the structured sparsity pattern. Additionally, the chosen pattern should
be well connected to allow for good flow of information in the neural network. In this work, we
address these requirements and generate structured sparse networks that are performant and connected.
Following are our main contributions:
• Proposed RBGP (Ramanujan Bipartite Graph Product) framework for generating structured
sparse neural networks that have multiple levels of block sparsity, good connectivity, and
takes less memory for storage.
• Using RBGP framework, we proposed RBGP4 structured sparsity pattern for the GPU,
a representative dense hardware, and achieve good runtime efficiency for the SDMM
(Multiplication of a sparse matrix with a dense matrix) operation on GPU.
• We demonstrate the utility of RBGP4 sparsity pattern on image classification task over
CIFAR dataset and achieve 5-9x and 2-5x runtime gains over unstructured and block sparsity
patterns respectively, while achieving the same level of accuracy.
2 Related work
Post training: Generating sparse neural network from a trained dense model dates back to decades
old work of Lecun et al. [16] and Hassibi & Stork [11] where they use second-derivative information
to prune weights from a dense model. The idea of pruning was revived by Han et al. [10, 9] by simply
pruning weights based on their magnitude. To improve runtime performance on dense AI hardware,
structured pruning methods [18, 26, 12, 22, 23, 36, 4, 33] are proposed with various structured
sparsity patterns like filter,channel,block and multi-block.
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During training: Sparse neural networks are generated during the training process either by gradually
removing the connections or rearranging existing set of connections [32, 28, 2, 25, 27, 17, 6].
Similarly, structured sparse networks are generated by removing elements at a structural unit level
during training. Wen et al. [35] used group Lasso regularization to induce channel and filter sparsity in
CNNs. Narang et al. [29] used gradual pruning along with group Lasso regularization to induce block
sparsity pattern in RNNs. In [19, 14, 34], structure is induced by assigning a learnable parameter for
each structural unit and removing them gradually through regularization and pruning.
Before training(predefined): Sparsity can be incorporated apriori to the training process by choosing
a mask(choice of connections) in each layer of the sparse neural network and keeping it fixed through
out the training. Prior works in predefined approach differ in the way the mask is chosen. Prabhu et
al.[30] makes use of expander graphs, and generates a random mask with row uniformity pattern,
where all the rows in the mask have equal number of non zeros. Sourya et al.[7] generates a random
mask with both row and column uniformity. Frankle et al. [8] uses an unstructured mask generated
by pruning a trained dense model. Kepner et al. [15] uses the idea of radix topology to generate a
mask with cyclical diagonal pattern. Blocking pattern is the key requirement for achieving runtime
performance on dense AI hardware, and none of the above works incorporate block sparsity pattern.
In this work, we impose impose block sparsity pattern at multiple levels using RBGP framework, and
achieve good runtime performance on GPU, a representative dense AI hardware.
3 Preliminaries
In this section, we setup various definitions and notations used throughout the paper. First we define
various types of block sparsity patterns.
Block Sparse (BS) matrix: A BS matrix Wbs is a sparse matrix, where non zero elements are struc-
tured in the form of blocks of size (bh, bw). Matrix Wbs has (Wbs.rows/bh×Wbs.columns/bw)
number of blocks, and a block in Wbs is either a zero block with all zeros or a non-zero block with
some or all elements as non-zeros.
Uniform Block Sparse (UBS) matrix: A UBS matrix Wubs is a block sparse matrix with block size
(bh, bw), where all the row/column blocks of size (bh,Wubs.columns)/(Wubs.rows, bw) have equal
number of non-zero blocks of size (bh, bw).
Cloned Block Sparse (CBS) matrix: A CBS matrix is a block sparse matrix with block size
(bh, bw), where all the non zero blocks of size (bh, bw) have the same non-zero pattern.
Cloned Uniform Block Sparse (CUBS) matrix: A CUBS matrix is a block sparse matrix with
block size (bh, bw) that is both UBS and CBS matrix with block size (bh, bw).
Recursive CUBS (RCUBS) matrix: An RCUBS matrix Ws is a sparse matrix with K levels of
blocking B1, ...BK and following recursion: Ws is a CUBS matrix with block size B1, and a non
zero block of sizeBi inWs is again a CUBS matrix with block sizeBi+1. Figure 3 shows an example
of RCUBS matrix with three levels of blocking.
We consider the Bipartite graphG = (U, V,E) representation of matrices (with dimension |U |× |V |).
In a biregular bipartite graph, all the vertices in U and V have same degree dl and dr respectively. The
degree also characterizes the sparsity of such graphs. The eigenvalues of a graphG are the eigenvalues
of its adjacency matrix and they characterize many graph properties including connectivity [5].
Bipartite graph with N vertices have Eigen values ±λ1, ...,±λN/2, where λ1 ≥ λ2... ≥ λN/2. The
spectral gap between λ1, λ2 is a measure of the connectivity properties of the graph [1]. Ramanujan
Graphs are the graphs with the optimal connectivity (as measured by the spectral gap) for a given
level of sparsity [21].
Ramanujan bipartite graph: A Ramanujan bipartite graph is a (dl, dr)-biregular bipartite graph,
where the second largest eigenvalue λ2 is less than or equal to (
√
dl − 1 +
√
dr − 1).
Bipartite Graph Product (⊗b): Bipartite graph product(Gp = G1 ⊗b G2) takes two bipartite
graphs, G1(U1, V1, E1) and G2(U2, V2, E2) as the input and produces a bigger bipartite graph
Gp(Up, Vp, Ep), where Up = U1 × U2, Vp = V1 × V2, and Ep is constructed using cross product of
edges from G1 and G2 i.e, Ep = {((u1, u2), (v1, v2))|((u1, v1) ∈ E1&(u2, v2)) ∈ E2}.Bipartite
graph product can also be viewed from a matrix viewpoint in the following way:
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Figure 2: Bipartite graph product operation(⊗b) along with matrix view. Biadjacency matrix of the
product graph has CBS(Cloned Block Sparse) pattern with block size (2,2).
A bipartite graph G(U, V,E) can be represented as a bi-adjacency matrix BA of size (|U |, |V |), with
BAuv = 1 if (u, v) ∈ E, and zero otherwise. For the bipartite graph product(Gp = G1 ⊗b G2),
bi-adjacency matrix of Gp is equal to the Tensor product(⊗) of the bi-adjacency matrices of the input
bipartite graphs G1 and G2 i.e, BAp = BA1 ⊗BA2. Figure 2 shows an example of bipartite graph
product both from the viewpoint of both graph and matrix.
4 Ramanujan Bipartite Graph Product Framework
The connectivity between neurons in a layer L of a sparse neural network can be captured using
a bipartite graph G, where left/right neurons in L corresponds to left/right vertices in G, and the
connections between left and right neurons in L corresponds to undirected edges between left and
right vertices in G. The core idea in RBGP (Ramanujan Bipartite Graph Product) framework is to
express G as a bipartite graph product of Ramanujan bipartite graphs i.e (G = G1 ⊗b ...⊗b GK),
whereK is the number of base graphs. In the rest of the section, we show how expressing connectivity
of a layer using bipartite graph products leads to sparse neural networks that have structured sparsity,
good connectivity, and memory efficiency.
Structured sparsity. In bipartite graph product (Gp = G1 ⊗b G2), the biadjacency matrix of Gp
is equal to the Tensor product(⊗) of the biadjacency matrices of G1 and G2 i.e, BAp = BA1⊗BA2.
And in Tensor product, BAp is constructed by replacing each non zero element in BA1 with BA2
matrix, and each zero element in BA1 with zero matrix of size BA2. As BA2 is repeated, BAp
will have CBS (Cloned Block Sparse) sparsity pattern with block size equal to the size of BA2 or
(|G2.U |, |G2.V |). Figure 2 shows an example of bipartite graph product, where the biadjacency matrix
of the product graph has CBS pattern with block size (2, 2). Additionally, when G1 is a biregular
bipartite graph, BAp will have CUBS (Cloned Uniform Block Sparse) sparsity pattern as BA1 will
have equal number of elements in all rows, and all columns. In RBGP framework, the bipartite graph
G of a layer L in the neural network is constructed by performing a series of (K − 1) bipartite graph
products on K base biregular bipartite graphs (G = G1⊗b · · · ⊗bGK) that are Ramanujan. Bipartite
graph G can be rewritten as G = G1 ⊗b CG2, where CG2 = (G2 ⊗b · · · ⊗b GK). As G1 is a
biregular bipartite graph, BA (biadjacency matrix of G) will have CUBS sparsity pattern with block
size (pii=Ki=2 |Gi.U |, pii=Ki=2 |Gi.V |). Going deeper, as CGi = (Gi ⊗b CG(i+1)), and also as all the
base graphs are biregular, BA will have RCUBS (Recursive Cloned Uniform Block Sparse) sparsity
pattern with (K − 1) blocking levels B1 · · ·B(K−1), where Bj = (pii=Ki=j+1|Gi.U |, pij=Ki=j+1|Gi.V |).
Figure 3 shows an example bipartite graph generated using RBGP framework that uses four base
graphs and has three block sizes (16, 16), (8, 8), and (2, 2).
Memory efficiency. A sparse neural network can be efficiently stored by only storing the infor-
mation related to the connections that are present in the sparse layers. For a sparse layer L and it’s
associated bipartite graph G, |E(G)| memory is required for storing the parameters corresponding to
connections, and another |E(G)| memory is required for storing connectivity information in the form
of adjacency list of G. Thus a total of 2× |E(G)| memory is required for storing the information of
a layer in a sparse neural network. But in a RBGP sparse neural network, the memory requirement
can be reduced by reducing the memory required for storing connectivity information. In RBGP
sparse neural network, as G is constructed using K base bipartite graphs (G = G1 ⊗b ...⊗b GK),
the connectivity information of G can be reduced from E(G)(
∏i=K
i=1 |E(Gi)|) to
∑i=K
i=1 |E(Gi)|, by
only storing the connectivity information of the individual base graphs. For example, the bipartite
4
Figure 3: Biadjacency matrix BA of a bipartie graph generated using RBGP framework. BA
has RCUBS(Recursive Cloned Uniform Block Sparse) sparsity pattern with three blocking levels
(16, 16), (8, 8) and (2, 2)
graph G generated using RBGP framework in Figure 3 has 512 edges (8× 2× 8× 4), but it only
requires storing 22 edges (8+2+8+4) from the base graphs to construct the connectivity information
of G, thus leading to a 23x reduction in memory requirement for storing the connectivity information
when compared to a random bipartite graph with same number of edges as G.
Good connectivity. Connectivity in a sparse neural network is key for ensuring good flow of
information. It is well known [1] that connectivity of the graph is characterized by the spectral gap
between the largest and second largest eigenvalue (in absolute terms) of the adjacency matrix. In this
section, we show that the spectral gap for the block sparse graph we construct using graph products,
are optimal for any level of sparsity, for large graphs.
For a d-regular bipartite graph the largest eigenvalue in absolute value is d and −d. The next largest
eigenvalue is considered as the second largest eigenvalue λ2. The spectral gap is d− λ2 and larger
this quantity, the better connected the graph. Suppose the bipartite graph has n vertices on both sides,
the degree d is αn where α is the fractional sparsity. For a given value of d, the best possible spectral
gap of d−2√d− 1 is achieved by Ramanujan Graphs. We construct block sparse graphs using graph
products of smaller Ramanujan Graphs and show below that this construction has similar spectral
gap as n→∞. For simplicity we consider the case where the bipartite graph G is the graph product
of G1, G2 which are bipartite graphs with n vertices on each sides and degree d = αn. Note that G
has degree d2 and sparsity 1− (1− α)2.
Theorem 1. Let G = G1 ⊗b G2 where Gi are bipartite graphs with n vertices on each sides and
degree d = αn. Then for any fixed level of sparsity α,
IdealSpectralGapd2
SpectralGap(G)
→ 1 as n→∞ (1)
where IdealSpectralGapd2 = d
2 − 2√d2 − 1 is the best possible spectral gap for d2-regular graphs
and SpectralGap(G) is the spectral gap of the block sparse graph G that we construct.
Proof. The biadjacency matrix of G is the tensor product of biadjacency matrices of G1, G2. Hence
the eigenvalues of the biadjacency matrix is the product of eigenvalues of biadjacency matrices of
G1, G2. Since G1, G2 are Ramanujan Graphs, their second largest eigenvalue is 2
√
d− 1. Hence
second largest eigenvalue ofG is λ2(G) = d×2
√
d− 1. The ideal value of second largest eigenvalue
for graphs of degree d2 is 2
√
d2 − 1. Hence Equation 1, becomes
d2 − 2√d2 − 1
d2 − 2d√d− 1 =
1− 2√1/d2 − 1/d4
1− 2√1/d− 1/d2 .
Hence for any fixed level of sparsity α, n → ∞ (large matrices), d → ∞, the LHS of Equation 1
→ 1.
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5 RBGP framework for GPU
A GPU is fundamentally a many core architecture with thousands of cores, and have multiple
memory subsytems(DRAM, L2 cache, L1 cache/shared memory, and registers) with data access times
decreasing in that order.The reason for having many memory subsytems is to feed data into cores at a
higher rate by avoiding data accesses to slower memory say DRAM, when data is already available
on faster memory say L2 cache. On GPU, a computational task can have good runtime efficiency, if it
can avoid idling of cores by maximizing memory accesses from faster memories through data reuse.
Sparse neural networks with unstructured sparsity pattern offers limited data reuse due to irregular
memory access patterns, and thus has poor runtime performance on GPU. The only way for sparse
neural networks to achieve good runtime performance on GPU is by embracing structured sparsity
patterns. In this section, using our proposed RBGP framework, we design RBGP4 structured sparsity
pattern to effectively use memory subsystems on GPU by facilitating data reuse, and achieve good
runtime performance for RBGP4 sparse neural networks.
RBGP4 sparsity pattern. In RBGP framework, bipartite graph G(G = G1 ⊗b ...⊗b GK) corre-
sponding to a layer in the sparse neural network is configured by the number of base graphs(K),
and for each base graph Gi, it’s type(sparse or complete). RBGP4 sparsity pattern corresponds
to a specific configuration, where G is constructed using four base Ramanujan bipartite graphs
(G = Go ⊗p Gr ⊗p Gi ⊗p Gb), with graphs Go and Gi being sparse, and Gr and Gb being complete
bipartite graphs. Figure 1 shows an example of RBGP4 sparsity pattern, where Go and Gi are 50%
sparse, and Gr and Gb are (2,1) and (2,2) complete bipartite graphs respectively.
GPU Implementation. Compute in each layer of an RBPG4 sparse neural network is composed of
RBGP4MM(Multiplication of a sparse matrix Ws with RBPG4 sparsity pattern, and a dense matrix
I) operation (O = Ws × I), where Ws, I , and O, corresponds to sparse weight matrix, batched
input activations, and batched output activations respectively. We use tiling approach for efficiently
processing RBGP4MM operation. In tiling approach, matrices are divided into tiles, and OT (a tile in
O) is computed in steps, where each step is comprised of matrix multiplication of WTs(a sparse tile
in W ) with IT (a dense tile in I) i.e, OT+ =WTs × IT . For RBGP4MM, we set tile size in Ws is
set to be (|Gt.U |, |Gt.V |), where Gt = (Gr ⊗b Gi ⊗b Gb). On GPU, we associate computation of
OT to a thread block, and with in a thread block, each thread maps to a strided 2D grid of element
blocks in OT , with |Gr.U | number of strides and |Gb.U | element block size in row dimension. We
exploit the data reuse offered by RBPG4 sparsity pattern and make efficient use of memory hierarchy
on GPU, by first loading tiles WTs and /IT into shared memory in each step of OT , and each thread
loads it’s share of data into registers from shared memory before performing the computation. Figure
1 shows an example of using tiling approach for RBGP4MM operation on GPU. A more detailed
GPU algorithm can be found in Appendix.
Why RBGP4 ? RBGP4 sparsity pattern (G = Go ⊗p Gr ⊗p Gi ⊗p Gb) is designed to achieve
runtime efficiency for SDMM operation (O = Ws × I) on GPU. Towards that, all the four base
graphs Go,Gr,Gi, and Gb in RBGP4 sparsity pattern have a specific role to play.
The role ofGo is to reduce the number of steps required to processOT (a tile inO) by inducing sparsity
at the tile level in Ws. Performing bipartite product to the left of Gt with Go i.e, (G = Go ⊗b Gt)
results in block sparsity pattern in Ws with block size (|Gt.U |, Gt.V |). As we set tile size in Ws to
be the block size, sparsity is induced at the tile/block level in Ws, which inturn reduces the number
of steps for processing CT by skipping computation corresponding to zero tiles in Ws. For example
in Figure 1, we can see that the number of steps required to compute OT is reduced from two to one,
as Ws has only two non zero tiles out of four tiles due to 50% sparsity in Go.
The role of graphs Gr and Gb in RBGP4 sparsity pattern is to maximize data reuse from registers in
GPU threads by inducing row repetition inWTs(a tile inWs). In row repetition, rows are divided into
groups of equal size, where all the rows in a group have non zeros at the same locations. Having row
repetition pattern in WTs implies that all the rows in a group will have same memory access patterns
into IT , and thus allows for reuse of data from WTs and IT . Performing bipartite graph product
to the left and right of Gi with complete graphs Gr and Gb respectively i.e, (Gt = Gr ⊗Gi ⊗Gb)
results in row repetition in WTs with |Gi.U | groups, and |Gr.U | × |Gb.U | rows in each group. For
example in Figure 1, we can see that as Gr and Gb are complete bipartite graphs with (2, 1) and (2, 2)
sizes, the sparsity pattern of WTs, has row repetition pattern with 4 rows. In computation associated
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Sparsity Pattern VGG19 WideResnet-40-4
in % CF10 CF100 Mem Time CF10 CF100 Mem Time
00.00 Dense 93.14 70.64 77.39 22 95.01 77.20 34.10 40
50.00 Unstructured 92.67 70.31 77.39 165 95.42 77.92 34.10 241
Block 92.45 70.75 41.12 94 95.49 77.52 18.12 165
RBGP4 92.58 70.48 38.76 20 95.34 78.27 17.13 32
75.00 Unstructured 91.99 69.32 38.71 86 95.10 76.89 17.05 135
Block 91.93 68.72 20.57 48 94.92 76.50 9.07 85
RBGP4 91.99 68.34 19.40 13 94.72 76.80 8.57 20
87.50 Unstructured 90.88 65.41 19.37 79 94.48 75.21 8.53 102
Block 90.62 65.37 10.30 25 94.56 74.55 4.54 45
RBGP4 90.48 65.39 9.72 8 94.38 75.25 4.30 16
93.75 Unstructured 90.01 62.33 9.70 50 93.57 73.09 4.27 69
Block 89.40 62.90 5.16 14 93.55 71.86 2.27 26
RBGP4 89.32 62.79 4.88 6 93.53 72.44 2.16 14
Table 1: Image classification on CIFAR10 (CF10) and CIFAR100 (CF100) datasets using VGG19 and
WideResnet-40-4 networks. Models are trained using predefined approach with unstructured,block,
and RBGP4 sparsity patterns. For block pattern, we set block size to be (4, 4). Memory (Mem) is
given in MB, and time is given in milliseconds for one forward pass in training.
with thread T1 in O, rows (1, 2, 5, 6) have same non zero pattern in WTs, and this allows us to load
two 2 × 2 blocks from WTs and one 2 × 2 block from IT into register blocks RegW and RegI
respectively and reuse each elements from RegW and RegI for 2 and 4 times respectively.
The role of Gi in RBGP4 sparsity pattern is to allow Ws to have any level of sparsity even when the
tile size in Ws is big. When the tile size in Ws is relatively large when compared to the size of Ws, it
is not possible to obtain desired level of sparsity if a non zero tile in Ws is dense. For example, if a
tile in Ws is of size (64, 64), and Ws is of size (128, 64), only by allowing tiles in Ws to be sparse,
can sparsity greater than 50% can be obtained. Bipartite graph Gt corresponds to sparsity pattern of
WTs, and in RBGP4 sparsity pattern Gt = (Gr ⊗b Gi ⊗b Gb). As Gr and Gb are dense/complete,
Gi has to be sparse to achieve a desired level of sparsity in Ws.
6 Results
We study the effect of RBGP4 sparsity pattern on model accuracy for the task of image classification
and compare with unstructured and block structured sparsity patterns. Further more, we study the
effect of changing configuration of base graphs in RBGP4 sparsity pattern on runtime. We perform
all our experiments on V100 GPU, where we benchmark unstructured and block sparsity patterns
using cuSparse library, and dense pattern using cuBLAS library from NVIDIA.
Image classification benchmark. In this benchmark, we perform the image classification task on
CIFAR dataset using VGG19[31] as adapted by Liu et al. [20], and WideResnet-40-4[37] networks.
To train the models, we use predefined approach, where the mask(choice of connections) is chosen
apriori to the training process. As a sparse neural network has less number of parameters,we first train
the dense model and guide the sparse neural network using knowledge distillation [13]. For all our
experiments, we incorporate equal amount of sparsity in all layers, except for the first layer connected
to input and the final classifier layer. For the optimizer, we use SGD optimizer with momentum of
0.9 and weight decay of 1e-4. VGG19/WideResnet-40-4 model is trained for 160/200 epochs with
batch size of 256/128. Initial learning rate is set to 0.1. For VGG19, learning rate is multiplied by 0.1
at epochs 60,120, and 160. And for WideResnet-40-4, learning rate is multiplied by 0.2 at epochs
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60,120, and 160. From Table 1, we can see that RBGP4 is as accurate as unstructured and block
sparsity patterns, but takes 2x less memory and is 5-9x faster when compared to unstructured, and is
2-5x faster when compared to block sparsity pattern.
RBGP4 runtime characteristics. RBGP4 sparse matrix Ws of a given size and sparsity can be
obtained in multiple ways by varying the sizes of base graphs Go, Gp, Gi, Gb, and sparsities of
Go and Gi. For example, setting sparsities of (Go, Gi) to either (0, 75%) or (50%, 50%) leads
to 75% sparsity in Ws, and setting sizes of base graphs to either ((8, 4), (1, 1), (8, 4), (1, 1)) or
((8, 4), (2, 2), (4, 2), (1, 1)) leads to Ws of size (64, 16). In this section, we study the effect of
RBGP4 configuration on runtime of SDMM operation (O =Ws × I). For all our experiments, we
set sizes of matrices O,Ws, and I to be 4096x4096.
Sparsity distribution : In RBGP4 sparsity pattern, sparsity is solely due to presence of sparse graphs
Go and Gi, as Gr and Gb are dense or complete graphs. We run experiments with 75%,87.5%, and
93.75% sparsity amounts distributed betweenGo andGi, while keeping sizes ofGo, Gr, Gi, Gb fixed
to (32, 128), (4, 1), (32, 32), (1, 1). From Table 2, we can see that for a given sparsity, as sparsity of
Go increases,the runtime decreases. This is because sparsity in Go incorporates sparsity at the tile
level, and this reduces runtime due to skipping of computation and memory loads associated with
zero tiles. For dense case(0% sparsity), we use cuBLAS library from NVIDIA.
Row repetition : In row repetition, matrix Ws can be divided into row groups of equal size, where
all the rows in a row group have non zeros exactly at the same locations. Having row repetitions
allows us to effectively reuse data from I as rows have same non zero pattern. Gr and Gb in RBGP4
introduces |Gr.U | × |Gb.U | amount of row repetition in Ws . We run experiments with 1,2, and 4
repetition amounts, while keeping size of Gt(Gr ⊗Gi ⊗Gb) fixed at (128,32), and sparsity of Go
at 50%. From Table 3, we can see that increasing the size of Gr or Gb or both leads to improved
runtime performance as repetition amount increases.
Sp(G)% Sp(Go) % Sp(Gi) % Time(ms)
0 0 0 11.2 (1x)
75.00 0.00 75.00 5.64 (2x)
50.00 50.00 4.44 (2.5x)
87.50 0.00 87.50 4.31 (2.6x)
50.00 75.00 2.74 (4.1x)
75.00 50.00 2.29 (4.9x)
93.75 0.00 93.75 3.76 (3x)
50.00 87.50 1.93 (5.8x)
75.00 75.00 1.44 (7.8x)
87.50 50.00 1.22 (9.2x)
Table 2: Effect of varying sparsities of sparse
graphs Go and Gi in RBGP4 sparsity pattern
on runtime.
Sizes Time(ms) for Sp(G)%
Gr Gb 75.00 87.50 93.75
(1,1) (1,1) 7.07 3.91 2.45
(2,1) (1,1) 4.89 3.02 1.97
(4,1) (1,1) 4.47 2.75 1.92
(1,1) (2,1) 4.85 3.01 2.03
(1,1) (4,1) 4.47 2.84 2.02
(2,1) (2,1) 4.41 2.75 1.98
Table 3: Effect of varying sizes of complete
graphs Gr and Gb in RBGP4 sparsity pattern
on runtime.
7 Conclusion
We used ideas from extremal graph theory and combinatorics to make sparse neural networks runtime
efficient. Ramanujan graphs which gives the optimal connectivity for a given level of sparsity are
used to model connections in a neural network layer. Furthermore, we obtain structured block
sparsity by using products of Ramanujan graphs. We prove that the product graph also has the
optimal connectivity for large matrices. For the specific case of GPUs, we describe how the block
sparsity can be efficiently implemented in hardware, by exploiting the memory hierarchy through
data reuse. Benchmarks of this implementation is shown to give significant runtime improvements.
Similar ideas could be used for generating structured sparsity patterns that results in runtime efficient
implementations in other hardware as well. For the future work, generating combinatorial structured
sparsity patterns like RBGP4 during the training process could lead to more accurate models as
structure is induced in a gradual manner.
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8 Appendix
8.1 Ramanujan Bipartite Graph Generation
A construction for Ramanujan Bipartite graph(RBG) was given by Bilu et al. [3]. The proof that
this construction obtains the optimal eigenvalue gap was given by Marcus et al. [24]. We use
algorithms(graph lifts) derived from these construction to generate Ramanujan Bipartite Graphs for a
given sparsity.
2-lift operation: A 2-lift is an operation applied on a graph G to produce a bigger graph GL that is
twice as big as G in both vertices and edges. In the 2-lift operation, a clone graph Gc is first created
and the vertex set ofGL is set to be the union of vertex sets ofG andGc i.e, V (GL) = V (G)∪V (Gc).
The edge set of GL i.e, E(GL) is then constructed in the following way: For an edge (u, v) ∈ G,and
it’s corresponding clone edge (uc, vc) ∈ Gc, either the identity edge pair {(u, v), (uc, vc)} or the
crossover edge pair {(u, vc), (uc, v)} is chosen at random and added to E(GL). Figure 4 shows an
example of 2-lift operation.
Figure 4: 2-lift operation on graph G. Clone graph Gc is first created and edges (u1, v1) and (u2, v2)
are randomly chosen to cross over with the corresponding edges (uc1, v
c
1) and (u
c
2, v
c
2) respectively in
the clone graph.
Generating sparse biregular bipartite graph:A 2-lift operation when applied on a biregular bi-
partite graph also results in a biregular bipartite graph that is twice as big with same left and right
degrees. A biregular graph G(U, V,E) with sparsity(1.0 − |E(G)|/(|G.U | × |G.V |)) sp, can be
generated by repeatedly applying log2(1/(1− sp)) 2-lift operations on a complete bipartite graph
with (1− sp)× |G.U | left and (1− sp)× |G.V | right vertices.
Generating RBG graph: A Ramanujan bipartite graph is first a biregular bipartite graph with an
additional constraint on second largest eigenvalue of the adjacency matrix of the graph. To generate
an RBG graph, we sample sparse biregular bipartite graphs generated using 2-lift operations until the
sampled graph is Ramanujan. We found that an RBG graph with sizes in the order of thousands can
be generated in the order of minutes. For a layer in RBGP sparse neural network, the base Ramanujan
graphs are generated only once before training and hence sampling approach is not a bottleneck.
8.2 Pseudo code for RBGP4MM operation on GPU
Computation in each layer of a sparse neural network is an SDMM(Multiplication of a sparse matrix
with a dense matrix) operation (C = As ×B). RBGP4MM is an SDMM operation where As has
RBGP4 sparsity pattern. Algorithm 1 describes the pseudo code for RBGP4MM operation on a GPU.
As RBGP4 sparsity pattern has equal number of non zero elements in each row, non zero elements
in As can be stored using data arrray of size (As.rows, (1 − sp) × As.columns), and the index
information of As is captured by storing adjacency lists of base bipartite graphs.
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Algorithm 1 GPU algorithm for RBGP4MM(C = As×B) operation using tiling approach. Tile sizes
for As,B, and C are chosen to be (TM, TK),(TK, TN), and (TM, TN) respectively. On GPU,
each tile in C is mapped to a thread block, and each thread in the thread block is mapped to a group
of (RM ×BM ×RN ×BN ) number of elements in a tile of C. Variables TM,TK,RM,RK,BM,BK
are set based on RBGP4 configuration(G = Go ⊗b Gr ⊗b Gi ⊗b Gb) of As.
1: function LBFM(matrix, (bi, bj), (BH,BW )) . Load Block From Matrix
2: block[BH][BW ]
3: for i in [0, BH) do
4: for j in [0, BW ) do
5: block[i][j] = matrix[bi ∗BH + i][bj ∗BW + j]
6: end for
7: end for
8: return block
9: end function
10: Gt = Gr ⊗b Gi ⊗b Gb
11: TM, TK = |Gt.U |, |Gt.V | . Number of left and right vertices of bipartite graph Gt
12: RM,RK = |Gr.U |, |Gr.V |
13: BM,BK = |Gb.U |, |Gb.V |
14: gridBlockDim = (C.rows/TM,C.cols/TN) . 2D grid block
15: threadBlockDim = (TM/(RM ×BM), TN/(RN ×BN)) . 2D thread block
16: for (tbm, tbn) in [(0, 0) : gridBlockDim) do . Mapped to thread blocks
17: for (thm, thn) in [(0, 0) : threadBlockDim) do . Mapped to threads
18: Areg[RM ][BM ][BK] . Registers
19: Breg[RN ][BK][BN ] . Registers
20: Creg[RM ][RN ][BM ][BN ] . Registers
21: for outk in [0, Go.dl) do . Go.dl is left degree of biregular bipartite graph Go
22: oind = Go.adj_list[tbm][outk]
23: Atile = LBFM(As.data, (tbm, outk), (TM,Gt.dl)) . DRAM to shared memory
24: Btile = LBFM(B, (oind, tbn), (TK, TN)) . DRAM to shared memory(shMem)
25: __syncthreads()
26: for rk, ink in [0, RK)× [0, Gi.dl) do
27: for rm in [0 : RM) do
28: bm = rm ∗ |Gi.U |+ thm
29: bk = rk ×Gi.dl + ink
30: Areg[rm] = LBFM(Atile, (bm, bk), (BM,BK)) . ShMem to registers
31: end for
32: for rn in [0, RN) do
33: bk = rk × |Gi.V |+Gi.adj_list[thm][ink]
34: bn = rn× TN/(RN ×BN) + thn
35: Breg[rn] = LBFM(Btile, (bk, bn), (BK,BN)) . ShMem to registers
36: end for
37: for rm, rn in [0, RM)× [0, RN) do
38: Creg[rm][rn]+ = Areg[rm]×Breg[rn] . Computation
39: end for
40: __syncthreads()
41: end for
42: end for
43: for rm, rn in [0, RM)× [0, RN) do
44: for m,n in [0 : BM)× [0 : BN) do
45: row = tbm ∗ TM + rm ∗ (TM/RM) + thm ∗BM +m
46: col = tbn ∗ TN + rn ∗ (TN/RN) + thn ∗BN + n
47: C[row][col]+ = Creg[rm][rn][m][n]
48: end for
49: end for
50: end for
51: end for
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